Simulation and Synthesis in VHDL